

aThis Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

This Page Blank (uspto)



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)


(51) International Patent Classification ⁶ : H01L 33/00, 21/20, 29/201		A1	(11) International Publication Number: WO 99/25030
			(43) International Publication Date: 20 May 1999 (20.05.99)
(21) International Application Number: PCT/US98/23277		(81) Designated States: CN, KR, US, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 2 November 1998 (02.11.98)		Published <i>With international search report.</i>	
(30) Priority Data: 09/306215 7 November 1997 (07.11.97) JP			
(71) Applicant (for all designated States except US): HEWLETT-PACKARD COMPANY [US/US]; 3000 Hanover Street, M/S 20BN, P.O. Box 10301, Palo Alto, CA 94303-0890 (US).			
(72) Inventors; and (75) Inventors/Applicants (for US only): AMANO, Hiroshi [JP/JP]; 2-104, Yamanote Meito-ku Nagoya, Aichi 465-0011 (JP). TAKEUCHI, Tetsuya [JP/JP]; 1-19-406, Shukugawara Tama-ku, Kawasaki, Kanagawa 214-0021 (JP). AKASAKI, Isamu [JP/JP]; 1-1-38-805, Joshin Nishi-ku Nagoya, Aichi 451-0061 (JP).			
(74) Agent: HARDCASTLE, Ian; Hewlett-Packard Company, M/S 20BN, P.O. Box 10301, Palo Alto, CA 94303-0890 (US).			

(54) Title: SEMICONDUCTOR SUBSTRATE AND METHOD FOR MAKING THE SAME

(57) Abstract

30

A substrate (30, 60) for fabricating semiconductor devices based on Group III semiconductors and the method for making the same. A substrate according to the present invention includes a base substrate (31), a first buffer layer (32, 63), and a first single crystal layer (33, 65). The first buffer layer (32, 63) includes a Group III material deposited on the base substrate (31) at a temperature below that at which the Group III material crystallizes. The Group III material is crystallized by heating the buffer layer to a temperature above that at which the Group III material crystallizes to form a single crystal after the Group III material has been deposited. The first single crystal layer (33, 65) includes a Group III-V semiconducting material deposited on the first buffer layer (32, 63) at a temperature above that at which the Group III semiconducting material crystallizes. In one embodiment of the present invention, a second buffer layer (34) and a second single crystal layer (35) are deposited on the first single crystal layer (33, 65). The second buffer layer (34) includes a Group III material deposited on the first single crystal layer (33, 65) at a temperature below that at which the Group III material crystallizes. The Group III material is then crystallized by heating the buffer layer to a temperature above that at which the Group III material crystallizes to form a single crystal. The second single crystal layer includes a Group III-V semiconducting material deposited on the second buffer layer (34) at a temperature above that at which the Group III semiconducting material crystallizes.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

Semiconductor Substrate and Method for Making the Same

Field of the Invention

5 The present invention relates to the fabrication of Group III-V semiconductor devices and more particularly, to a method for generating a Group III-V semiconductor substrate having a substantially lower defect density than currently available substrates.

Background of the Invention

10

 Laser diodes that use semiconductor material based on GaN, or other Group III-V semiconductors that emit in the blue and violet regions of the spectrum hold the promise of substantially improving the amount of information that can be stored on an optical disk. To improve the cost effectiveness of such devices, the light-emitting and light-receiving elements together with various unipolar/bipolar transistors, diodes, and passive elements need to be
15 integrated on the same substrate. These additional types of elements are also fabricated using Group III-V semiconductors.

 One problem in constructing such integrated circuits is the inability to provide a single
20 crystal Group III-V substrate of sufficient size to accommodate all of the desired devices needed for the integrated circuit. In general, the devices are constructed on a single crystal Group III-V substrate. At present, Group III-V semiconductor single crystal substrates are limited to diameters of several millimeters to one centimeter. These substrates are too small for practical applications. Hence, systems based on the growth of the Group III-V single
25 crystals on a different type of substrate such as sapphire or SiC have been developed. Unfortunately, the lattice constants of these substrates are significantly different from the lattice constants of the Group III-V semiconductor materials. This difference leads to defects when a Group III semiconductor layer is grown on the substrate. Typically 10^7 to 10^{11} crystal defects are generated per cm^2 . These defects limit the performance of the fabricated elements.

30

 Various techniques for reducing these defects have been proposed. For example, A. Usui, H. Sunakawa, A. Sakai, and Yamaguchi, Jpn. J. Appl. Phys., 36 (1997) L899 teach a method for reducing threading dislocations in Group III semiconductors. In this conventional

technique, a Group III nitride semiconductor buffer layer is deposited on a non-Group III-V substrate such as sapphire. Next, strips of a dielectric thin film of SiO_2 are formed on the surface of the buffer layer. A Group III nitride single crystal layer is then grown. The second Group III nitride layer is seeded from the region of the buffer layer between the dielectric strips and grows out over the strips. It is observed experimentally that the material that grows out over the strips has a significantly lower density of defects. Typically, dislocation densities from around 10^5 to 10^7 cm^{-2} are obtained over the dielectric thin film. While this method substantially reduces the density of dislocations, there is still a need to provide further reductions in the dislocation density.

In addition, this method requires that the substrate and buffer layer be removed from the reactor used to grow the Group III nitride layers at least once to deposit the dielectric film strips. The handling problems associated with the removal of the substrate from the reactor, depositing the dielectric strips, and then returning the substrate to the reactor lead to mechanical problems in the buffer layer. As a result, the buffer layer tends to peel off of the underlying substrate.

Broadly, it is the object of the present invention to provide an improved Group III-V single crystal thin film on which to construct Group III-V semiconductor devices.

It is a further object of the present invention to provide a Group III-V single crystal thin film having a lower density of defects than that obtained by growing a Group III-V semiconducting layer over dielectric strips.

It is a still further object of the present invention to provide a method for growing a Group III-V single crystal thin film that does not require that the substrate be removed from the reactor during the growth process.

These and other objects of the present invention will become apparent to those skilled in the art from the following detailed description of the invention and the accompanying drawings.

Summary of the Invention

The present invention is a substrate for fabricating semiconductor devices based on Group III semiconductors and the method for making the same. A substrate according to the present invention includes a base substrate, a first buffer layer, and a first single crystal layer.

5 The first buffer layer includes a Group III material deposited on the base substrate at a temperature below that at which the Group III material crystallizes. The Group III material is crystallized by heating the buffer layer to a temperature above that at which the Group III material crystallizes to form a single crystal after the Group III material has been deposited.

10 The first single crystal layer includes a Group III-V semiconducting material deposited on the first buffer layer at a temperature above that at which the Group III semiconducting material crystallizes. In one embodiment of the present invention, a second buffer layer and a second single crystal layer are deposited on the first single crystal layer. The second buffer layer includes a Group III material deposited on the first single crystal layer at a temperature below that at which the Group III material crystallizes. The Group III material is then crystallized

15 by heating the buffer layer to a temperature above that at which the Group III material crystallizes to form a single crystal. The second single crystal layer includes a Group III-V semiconducting material deposited on the second buffer layer at a temperature above that at which the Group III semiconducting material crystallizes.

20

Brief Description of the Drawings

Figure 1 is a flow chart for the method of the present invention.

25 Figure 2 is a cross-sectional view of a substrate generated by the method of the present invention.

Figure 3 is a cross-sectional view of a substrate generated by the method of the present invention in which the substrate includes a dielectric island.

30

Detailed Description of the Invention

For the purposes of the present discussion, a "low temperature" refers to a temperature that is less than the temperature at which the relevant Group III semiconductor material will

grow as a single crystal. Typically this temperature is 100 °C below that at which the relevant Group III semiconductor material forms a single crystal utilizing the relevant deposition method.

5 The present invention is based on a structure consisting of a pair of single crystal films that are formed on the surface of a base substrate. The base substrate may be a Group III material or a material such as sapphire. The first Group III semiconductor thin film is generated by depositing a first Group III material thin film at a low temperature and heating this film to a temperature above the crystallization temperature. The heating step will be
10 referred to as activated crystallization in the following discussion. The second single crystal film is deposited in the conventional manner, i.e., at a temperature at which a single crystal thin film is obtained without activated crystallization. Experimental observations confirm that the dislocation density in the second single crystal thin film is less than that of the surface on which the pair of layers was constructed. This process can be repeated until the desired
15 level of defects is obtained. Since each new pair of films results in a lowered dislocation density, the method of the present invention can be used to provide a substrate having much lower dislocation densities than substrates that are now available. Further, the device does not need to be removed from the reactor between deposition steps; hence, the mechanical problems discussed above are avoided.

20

 Having provided the above overview of the method of the present invention, the manner in which the method of the present invention is utilized to provide a low dislocation surface on which to fabricate Group III semiconductor devices will now be explained in more detail. Refer to Figures 1 and 2. Figure 1 is a flow chart for the method of the present
25 invention. Figure 2 is a cross-sectional view of a substrate generated by the method of the present invention. Referring to Figures 1 and 2, the sapphire substrate 31 is washed in an organic solvent such as acetone or methanol, and placed in the heating unit of a metallorganic vapor phase epitaxy system as shown at 201. The atmosphere is switched from nitrogen to hydrogen. The substrate temperature is then increased to 1,150 °C and allowed to stand for
30 about 10 minutes. This results in the surface of the substrate being cleaned as shown at 202. Next, the substrate temperature is reduced to 500 °C as shown at 203.

A low temperature AlN buffer layer 32 is then deposited at 400° C as shown at 204. The buffer layer is deposited from a flow of 3 slm (standard liters/minute) of ammonia and trimethyl aluminum (TMA1):(CH₃)₃Al supplied at 30 mmol/min. A deposition time of about 5 minutes results in a first low temperature buffer layer 32 having a thickness of 30nm. This low temperature layer is then crystallized as shown at 205. The crystallization is performed by increasing the substrate temperature to 1,050°C. The temperature is ramped to this value over a period of 30 minutes. As the temperature increases, buffer layer 32 is gradually crystallized starting from the surface near the substrate. The process is continued until the entire film crystallizes to become a single crystal film.

A GaN film having substantially fewer defects than a GaN film grown directly on the substrate can be deposited as shown at 206A. In the example being discussed here, the film is deposited by introducing trimethyl gallium (TMGa):(CH₃)₃Ga into the reaction chamber while maintaining the substrate at 1,050°C. This precursor is supplied at 30 mmol/min. into the reactor to form a single-crystal GaN thin film 33 on buffer layer 32. The reaction time is determined by the desired thickness of film 33. Compared to directly growing film 33 on the sapphire substrate 31, the various qualities of single-crystal GaN thin film 33 are markedly improved. This substrate can be used in the fabrication of blue LEDs (light-emitting diodes) and green LEDs, violet LDs (laser diodes), or microwave FETs (field-effect transistors) by growing the various layers that form those devices on the exposed surface of layer 33.

However, crystal defects such as threading dislocations, called nanopipes, at densities of about 10⁷ to 10¹¹ cm⁻² are still present in single-crystal GaN thin film 33. This density of dislocations is sufficient to degrade device characteristics. Accordingly, the preferred embodiment of the present invention utilizes a procedure in which additional pairs of layers are grown.

Specifically, after the first single-crystal GaN thin film 33 has grown to about 1 mm on the first buffer layer 32, the supply of TMGa is terminated as shown at 206B and the substrate temperature is reduced to 500° C. The supply of TMGa is then restarted, and a thin film 34 containing at least Ga and nitrogen is deposited as shown at 207. This second buffer layer 34 deposited at a low temperature is an amorphous semiconductor in which polycrystals also exist in the deposited state. The amorphous material and the polycrystals are converted

to a single crystal by increasing the substrate temperature to 1,050°C after turning off the gas flow as shown at 208. Most of the nanopipes in the first single-crystal GaN thin film 33 terminate at the crystallized second buffer layer 34. Hence, when the next GaN thin film is grown as a single crystal at 1,050°C as shown at 209, the nanopipe density is nearly zero.

5 Furthermore, there are fewer crystal defects in this layer compared to layer 33. Experimental observations provide an estimate of less than 10^3 defects per cm^2 .

Although the layer 35 described above has a relatively low defect density, further reductions in defect densities are desirable. Such further reductions may be obtained by
10 repeating the two-layer growth process.

The above described embodiments of the present invention utilized specific buffer and Group III single crystal layers. However, other materials may be utilized for each of these layers. For example, the buffer layer may include Ga as well as Al or combinations thereof.
15 In addition, it is to be understood that a Group III nitride semiconductor includes any material containing at least GaN, AlN, InN, BN, AlInN, GaInN, AlGaIn, BAlN, BInN, BGaN, or BAlGaInN.

Furthermore, each thin film formed in Figure 2 can be formed from a different Group
20 III-V semiconductor material. The process in which the Group III-V semiconductor single-crystal thin film is grown on top of a low temperature buffer layer is the modular process that may be repeated as many times as needed to provide the desired defect density. It should be noted further that the process parameters could be adjusted for the differences in the Group III-V semiconductor material and any dimensional differences during the modular process.

25 The fabrication method described above for the various layers utilized metallorganic vapor phase epitaxy. However, similar results have been obtained with molecular beam epitaxy, halide vapor phase epitaxy (HVPE), and laser abrasion epitaxy. The same crystal defect density was confirmed even in the exposed substrate formed by implementing the unit
30 process on the thick film GaN substrates fabricated by HVPE. Accordingly, the present invention provides an effective method for producing large Group III-V substrates.

The above-described embodiments of the present invention utilized sapphire substrates in which the layers were grown on the (0001) face. However, the method of the present invention has also been shown to provide similar advantages for layers grown on other faces of sapphire and different types of substrates. Similar results were obtained with the (10-12) face, (11-20) face, and (10-10) of sapphire substrates as well as substrates constructed from 6H-SiC, 4H-SiC, 3C-SiC, spinel (MgAl_2O_4), Si, and LiGaO_2 .

It should also be noted that the top surface of layer 33 on which the second buffer layer 34 is deposited as discussed above may include less than the entire Group III-V semiconductor single crystal. Hence, this layer can be used to seed a layer grown over a dielectric strip or high melting point metal as described above. A cross-sectional view of such an embodiment of the present invention is shown in Figure 3 at 60. A surface 61 having a dielectric layer 62 deposited therein is used as the surface on which a low temperature buffer layer and a single crystal Group III nitride semiconductor film are deposited as described above. The crystal defect density of the second single-crystal thin film 65 is much lower than the crystal defect density of the Group III nitride semiconductor single crystal 61.

The low temperature film 63 is deposited over regions 61 and 62 and then heated to crystallize the film as described above. The crystallization occurs from close to the Group III nitride semiconductor single crystal 61 and crystallizes upward as the temperature increases after deposition at the low temperature. The crystallization also proceeds upwards from strip 62. Layer 65 comprising the high temperature Group III single crystal film is then deposited on the buffer layer.

The advantages of the present invention are independent of the thickness of the buffer deposited at the low temperature over a wide range of thickness. Similar results are obtained with thicknesses ranging from 0.2 nm to greater than 800 nm. In the preferred embodiment of the present invention, the buffer layer deposited at a low temperature has a thickness from 2 nm to 500 nm.

Similarly, the advantages of the present invention are obtained over a wide range of deposition temperatures from room temperature to 850° C. In the preferred embodiment of the present invention, the low temperature buffer layer is deposited at a temperature between

200° C and 700° C. When the temperature during deposition is too low, the percentage of amorphous semiconductor is high compared to the percentage of polycrystalline semiconductor, and the resultant layer has a high degree of irregularity. In addition, the time needed to crystallize the layer is increased when the buffer layer is deposited at too low a temperature. Finally, control of small temperature variations is better at substrate temperatures above 200 °C.

In the preferred embodiment of the present invention, the activated crystallization of the buffer layer deposited at a low temperature is accelerated by irradiating the buffer layer with radiation from a CO₂ gas laser in addition to increasing the temperature of the substrate by heating the substrate holder. Other forms of heating the low temperature deposited layer may also be used. For example, other types of lasers or electron beam irradiation may be used to provide the heating for the activation crystallization of the low temperature buffer layer.

When the substrate implemented by the present invention is used to form various devices, substantial improvements in these devices are obtained compared to the same devices fabricated on a conventional substrate. For example, the substrate of the present invention was used to fabricate an AlGa_N/Ga_N modulation doped field effect transistor with a 0.25mm gate length. The FET had an operating frequency above 100 GHz. When the substrate of the present invention was used to fabricate a ridge waveguide laser diode, continuous wave operation was achieved and the laser diode had significantly lower internal losses. When the substrate of the present invention was used to fabricate pn junction photodetection diode, a decrease in the dark current and an increase in the amplification were recorded relative to a similar device constructed on a conventional substrate. When the substrate of the present invention was used to fabricate an AlN/GaN semiconductor multilayer mirror, no cracks were observed and the mirror exhibited high reflectivity at a wavelength of 400 nm. Finally, when the substrate of the present invention was used to construct an AlN/GaN sub-band transition device, the transition between the first excitation level and the ground state at a wavelength from 1.5 mm to 20 mm based on the difference in the well width was clearly observed. When a prior art substrate was used, cracks could not be prevented, and the device performed poorly.

It will be apparent from the preceding discussion that the present invention provides a substrate having reduced defects. Furthermore, the mechanical defects that arise from the need to remove the substrate from the reactor between deposition steps are also eliminated. In addition, adjusting the number of layer pairs deposited on the substrate can control the
5 density of defects. This provides a means for trading processing cost against substrate quality. In an application in which higher defect levels can be tolerated, fewer layers are needed, and hence, the cost is reduced.

Various modifications to the present invention will become apparent to those skilled
10 in the art from the foregoing description and accompanying drawings. Accordingly, the present invention is to be limited solely by the scope of the following claims.

WHAT IS CLAIMED IS:

1. A substrate[30, 60] for fabricating semiconductor devices based on Group III semiconductors, said substrate comprising: a base substrate[31]; a first buffer layer[32, 63],
5 said first buffer layer[32, 63] comprising a Group III material deposited on said base substrate[31] at a temperature below that at which said Group III material crystallizes, said Group III material being crystallized by heating said buffer layer to a temperature above that at which said Group III material crystallizes to form a single crystal after said Group III material has been deposited; and a first single crystal layer[33, 65] comprising a Group III
10 semiconducting material deposited on said first buffer layer[32, 63] at a temperature above that at which said Group III semiconducting material crystallizes.
2. The substrate[30, 60] of Claim 1 wherein said base substrate[31] comprises a material chosen from the Group consisting of sapphire, 6H-SiC, 4H-SiC, 3C-SiC, spinel
15 (MgAl_2O_4), Si, and LiGaO_2 .
3. The substrate[30, 60] of Claim 1 wherein said first buffer layer[32, 63] comprises Ga or Al.
- 20 4. The substrate[30, 60] of Claim 1 wherein said first buffer layer[32, 63] has a thickness between 0.2 nm and 800 nm.
5. The substrate[30, 60] of Claim 1 wherein said Group III-V semiconducting material is deposited by a method chosen from the Group consisting of metallorganic vapor
25 phase epitaxy, molecular beam epitaxy, halide vapor phase epitaxy (HVPE), and laser abrasion epitaxy.
6. The substrate[30, 60] of Claim 1 further comprising: a second buffer layer[34], said second buffer layer[34] comprising a Group III material deposited on said first single
30 crystal layer[33, 65] at a temperature below that at which said Group III material crystallizes, said Group III material being crystallized by heating said buffer layer to a temperature above that at which said Group III material crystallizes to form a single crystal after said Group III material has been deposited; and a second single crystal layer[35] comprising a Group III-V

semiconducting material deposited on said second buffer layer[34] at a temperature above that at which said Group III semiconducting material crystallizes.

7. A method for fabricating semiconductor devices based on Group III
5 semiconductors, said method comprising the steps of: depositing a first buffer layer[32, 63] comprising a Group III material on a base substrate[31] at a temperature below that at which said Group III material crystallizes; crystallizing said Group III material by heating said buffer layer to a temperature above that at which said Group III material crystallizes to form a single crystal; and depositing a first single crystal layer[33, 65] comprising a Group III-V
10 semiconducting material on said first buffer layer[32, 63] at a temperature above that at which said Group III semiconducting material crystallizes.

8. The method of Claim 7 wherein said base substrate[31] comprises a material chosen from the Group consisting of sapphire, 6H-SiC, 4H-SiC, 3C-SiC, spinel (MgAl_2O_4),
15 Si, and LiGaO₂.

9. The method of Claim 7 wherein said first buffer layer[32, 63] comprises Ga or Al.


10. The method of Claim 7 wherein said first buffer layer[32, 63] has a thickness
20 between 0.2 nm and 800 nm.

11. The method of Claim 7 wherein said Group III-V semiconducting material is deposited by a method chosen from the Group consisting of metallorganic vapor phase epitaxy, molecular beam epitaxy, halide vapor phase epitaxy (HVPE), and laser abrasion
25 epitaxy.

12. The method of Claim 7 further comprising the steps of: depositing a second buffer layer[34] comprising a Group III material deposited on said first single crystal layer[33, 65] at a temperature below that at which said Group III material crystallizes;
30 crystallizing said second buffer layer[34] by heating said second buffer layer[34] to a temperature above that at which said Group III material crystallizes to form a single crystal; and depositing a second single crystal layer[35] comprising a Group III-V semiconducting material deposited on said second buffer layer[34] at a temperature above that at which said Group III semiconducting material crystallizes.

1/2

FIGURE 1



2/2

30




FIGURE 2

60




FIGURE 3

INTERNATIONAL SEARCH REPORT

Intr. National Application No

PCT/US 98/23277

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L33/00 H01L21/20 H01L29/201

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 779 666 A (MITSUBISHI ELECTRIC CORP) 18 June 1997 see column 9, line 39 - column 11, line 45 ---	1-3,5, 7-9,11
X	WO 96 22408 A (UNIV BOSTON) 25 July 1996 see page 9, line 19 - page 11, line 13 ---	1-5,7-11
X	ROUVIERE J L ET AL: "Transmission electron microscopy characterization of GaN layers grown by MOCVD on sapphire" MATERIALS SCIENCE AND ENGINEERING B, vol. 43, no. 1-3, January 1997, page 161-166 XP004073416 see page 162, column 1, line 52 - page 163, column 1, line 5 --- -/--	1-3,5, 7-9,11

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

9 February 1999

Date of mailing of the international search report

17/02/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

De Laere, A

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 98/23277

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 497 350 A (NICHIA KAGAKU KOGYO KK) 5 August 1992 see page 4, line 39 - page 5, line 55 ----	1-12
A	PATENT ABSTRACTS OF JAPAN vol. 097, no. 011, 28 November 1997 & JP 09 199759 A (TOYODA GOSEI CO LTD; AKASAKI ISAMU; AMANO HIROSHI), 31 July 1997 see abstract ----	1-3, 6-9, 12
A	LE VAILLANT Y M ET AL: "Characterization of AIN buffer layers on (0001)-sapphire substrates" MATERIALS SCIENCE AND ENGINEERING B, vol. 50, no. 1-3, 18 December 1997, page 32-37 XP004119101 see the whole document -----	1-5, 7-11

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 98/23277

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0779666	A	18-06-1997	JP 9162125 A	20-06-1997
			US 5760426 A	02-06-1998
WO 9622408	A	25-07-1996	US 5633192 A	27-05-1997
			AU 5353696 A	07-08-1996
			US 5725674 A	10-03-1998
EP 0497350	A	05-08-1992	JP 4297023 A	21-10-1992
			JP 8008217 B	29-01-1996
			DE 69203736 D	07-09-1995
			DE 69203736 T	18-04-1996
			KR 9506968 B	26-06-1995
			US 5290393 A	01-03-1994